



# Accelerating DNN Applications with Emerging Memory Technologies

Tzofnat Greenberg-Toledo Advisor: Prof. Shahar Kvatinsky

Viterby Faculty of Electrical Engineering Technion – Israel Institute of Technology


### **DNN Hardware**









**FPGA** 







# **Google TPU**




## von Neumann Architecture



# Processing Data in von Neumann Architecture




# Solving the Bottleneck: Processing Data Within Memory




# Solution: Novel Memory Technologies


#### **Resistive RAM** (RRAM)



#### **STT MRAM**



#### **Phase Change Memory (PCM)**



**Industry investment (partial list)** 






















# Processing within Memristive Memories




#### Memristive memory


#### **Basic memory cell**




Memory resistor ⇒ **Memristor** 



# Process in Memory for DNN



## Process in Memory for DNN




- Reduce data movement
- Highly parallel operation
- Immediate results
- Low power consumption

# Example: Support SGD + Momentum


 $\sim 1000 \times Speedup$ 

Speedup Vs. GPU



80% Energy reduction

Energy consumption Vs. GPU



T. Greenberg-Toledo, et al, "Supporting the Momentum Training Algorithm Using a Memristor-Based Synapse," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, April 2019.

# Thanks!

